PROPOSAL FOR A SMALL DIGITAL COMPUTER FOR USE IN MAGNETIC FIELD MEASUREMENTS

Hsi Feng and E. Malamud

March 26, 1968

I. Introduction

It is proposed that the National Accelerator Laboratory obtain (purchase or rent with purchase option) a small digital computer for use in magnetic field measurements. This note describes the data handling methods to be used in the field measurements, the data handling system of which the computer is the central part, and gives specifications for the computer and the various peripheral devices.

What we are proposing to build is a compact, portable, highly flexible and easy to use instrument that can be used initially on modeling work and prototype testing for the main ring and booster magnets. It can then be set up and programmed to rapidly perform a series of standardized tests on magnets during accelerator construction. Data obtained can be used directly in the shuffling program. In the more distant future it will find application in mapping beam transport and experimental magnets.

The general principles followed in designing and specifying the system are (1) use software whenever possible since computer speed is not a limitation (2) make the system portable so it can be brought easily to the vicinity of the magnet being measured and (3) make the system self contained so for most use recourse to an additional larger computer is unnecessary.

In planning our magnetic field measuring system we have followed some of the ideas used at Lawrence Radiation Laboratory⁽¹⁾ and Argonne National Laboratory⁽²⁾.

The system described, exclusive of the mechanical devices for accurate probe positioning would cost \$30-50K or \$1000-1500/month rental. A very preliminary breakdown is shown in Table I.

II. Data Handling Methods

The process of going from a series of probe measurements to a graph in a notebook should be as direct and rapid as possible consistent with the required accuracy. In our system we divide the process into two stages: data collection and data reduction. Each stage is made as flexible as possible and has provisions for future expansion. Both stages are handled by the same computer. Fig. 1 is a block diagram of the proposed system.

A. Data Collection The efficient way to collect data on pulsed magnets is to keep the probe position fixed while gathering data on a series of excitations and then move the probe to a new position or orientation. In a DC powered magnet it will be simpler to move the probe while maintaining constant current, but the mode of operation to be described does not exclude this possibility. The movable probe might initially consist of 1 - 2 integrating coils or Hall plates (3) but provision will be made to expand to 10 sensors. An additional signal derived from magnet current (shunt) or B (loop around the back leg) will be used to

decide when to take data.

To start with we will have a long coil for Bdl measurements and end plate design of the B2 magnet, and two point measurement coils to study variations in field in the interior of the B2 magnet for various crenollation patterns and various types of steel. The long coil will have 10 turns and measure 40 cm. by 1 cm. giving a maximum 10 volt signal in the interior of the magnet, and the point measurement coil will have

After these initial simple coils, Laslett type coils⁽⁵⁾ will be built and pairs of them can be hooked up so the difference is integrated directly to measure gradients or small variations from a central value.

Current and field values will be sampled simultaneously into separate Hold circuits. A multiplexor would then switch each S-H to an analog to digital converter. 14 bits + sign would give a least count of $1/1.6 \times 10^4$ which we believe is adequate. This fixes the convenient word length of the computer at ≥ 16 bits.

Integrator drift can be measured by the system between pulses and the computer will make the necessary corrections and also apply any other calibration factors needed. If Hall probes are used it may be possible to use a simple uncompensated probe and monitor the Hall voltage and temperature simultaneously and then do the calibration in the computer.

In making a field map it is essential that the same current values be measured at each probe position. The following method will insure this. At the beginning of a run a few current values where field plots are needed are fed in on the computer typewriter or other I/O device. The system will sample current and field values at time intervals set by the total system: S-H, multiplex, A to D, and compute time. For sake of discussion let's assume that a set of data comes in every 500 pasec. Only the present and previous sets are stored. When the current value passes one of the initially preset values of current the present and previous set of data are saved for later linear interpolation. An example of a program to do this is shown in Fig. 2. The error from linear interpolation using magnet current can be kept smaller than 1 gauss if the system speed is 22.5 msec⁽⁶⁾. (There would be even less error if the back leg, B_O, monitoring is used.)

Thus it can be seen that computer speed is not a critical factor. The A to D, however, cannot be too slow because of drift in the sample and hold circuits. If we assume an expanded system of $10 \, \text{S-H's}$, then the $10 \, \text{th} \, \text{S-H}$ circuit must drift less than $1/1.6 \times 10^4$ in the time it takes to multiplex and A to D 10 times. This criterion is sufficient to specify a S-H and A to D system.

Digital stepping motors will move the probe between magnet pulses according to a program initially fed in on the computer typewriter.

Much move at livent for exp. magnet than for synchotal magnets.

B. Data Storage

Data storage will take place between magnet pulses. Future expansion might have as many as 10 sensors sampled at 10 different times during the pulse. Thus 200 16 bit words every 5 seconds must be written on the tape. To allow for the potentially higher data rate in measuring booster magnets and identification words and calibration data we assume slows with 1500 bits/sec. If the information is written on standard 7 track 200 bpi fast enable tape, the tape transport must move tape at about 1-1/2"/second which is quite slow.

Although the tape speed requirement is minimal we want to write standard 7 or 9 track tapes. The system is designed so that recourse to a large computer will normally not be needed; however, occasions may arise when a more sophisticated treatment of the data is desirable, e.g. data smoothing using high order polynomial fitting. Tapes compatible with a large computer will facilitate such work.

Using a magnetic tape system and the two phase operation described reduces the computer memory requirement. It is true there are alternate and cheaper ways to realize this end. However, the magnetic tape is a key feature in the measurement philosophy. By having a tape, a library of data can be built up and referred to at any later date. It is quite likely that several weeks after a field map was taken one might want to display it in a new way or extract a new graph from it. This will be a trivial matter given the library and the software package in the data reduction phase.

C. Data Reduction

The computer will search the tape for required data, do necessary interpolations, and calibrations, and produce graphs with an on-line X-Y plotter. (Lists of numbers can also be produced using the teletype.) For this operation to be effective we will need to develop an easy to use software package through which the operator of the system can specify his desires on the typewriter and/or through sense switches.

A partial list of options might be

- 1. Excitation curve
- 2. Field plot vs. x,y, or z.
- 3. $\langle Bdl \ vs. \ position \rangle$
- 4. Field gradient, or field index vs. position
- 5. Deviations of field from value at some fixed position
- 6. Harmonic content of field
- 7. Contour plot
- Specification of scale including displaced zero in any of the graphs.

Clearly more than one program will be needed to handle all these possibilities. Each program or group of programs would be on a reel of paper tape (or DECtape if a DEC computer is chosen) to be loaded in by the operator. In a future expansion of the computer including adding memory, it might be possible to link these programs together into a single data reduction program.

The data reduction phase places much more severe demands on the computational ability than the data collection phase. We feel a 4096 word computer is a minimal but adequate size with which to operate. Data collection can be done with a very slow machine but for efficient data reduction we should have a basic cycle time of $\leq 2 \,\mu$ sec and hardware multiply/divide.

obtained in informal discussions with representatives of computer companies. Much more detailed and complete data will be compiled from the written replies to the request for quotation described in IV.

III. Secondary Uses

The primary use and main justification of the computer and its accompanying peripheral equipment have been described above.

A permeameter can easily be attached to the computer to automatize iron sample evaluations.

The multiplexor and A to D system can easily monitor slowly varying analog signals such as can be derived from magnet temperature and water flow in the magnet under test. Such application could lead to preliminary studies on data logging for the main ring control system. Since the system will initially be in the inflatable building where there will also be a model vacuum system ion pump currents can be monitored, and displayed.

Since the computer will have a Fortran compiler it probably will find some limited use for ordinary computations.

IV. Specifications and Request for Quotation.

The National Accelerator Laboratory asks computer manufacturers to make proposals of computer systems which they will have available by the summer of this year and which they consider could meet in whole or in part, the computing needs described. It should be clearly understood that this request is not to be taken as binding upon the Laboratory to order any computer proposed, or upon the manufacturers to supply such systems as may be described at the prices or within the delivery delays quoted. The purpose of this request is solely to allow the Laboratory to make contact with the manufacturers of suitable equipment and to be informed of the available systems.

The National Accelerator Laboratory is a non-profit research organization administered by the Universities Research Association, a group of major U.S. universities. We expect manufacturers to allow appropriate discounts in their quotation.

In this section we repeat many of the points made above but organize them in a manner suitable for quotation.

The manufacturer is requested to make his information available on a comparable basis with respect to the items listed below.

MINIMUM REQUIREMENTS

1. CENTRAL COMPUTER The computer shall be a stored program. general purpose digital computer of modern design, constructed entirely with solid-state electronics, mainly of silicon monolithic, integrated logic circuits.

2. MINIMUM HARDWARE REQUIREMENTS A directly addressable fast memory of 4096 words of ≥ 16 bit length, ≤ 2 µsec storage cycle time, 1 interrupt, 1 index register, hardware multiply and divide circuitry.

The computer should be equipped with a minimal input output device such as an ASR-33 teletype.

The central computer system must operate fully and properly at a performance level of 90% or more during a minimum period of 50 hours used as a basis for computation of the performance level.

- inputs, 32 digital outputs (16 pulse and 16 register outputs) and one 16-channel A/D conversion system. Digital input/output levels and the time duration of the 16 pulse outputs can be anything compatible with the computer. The A/D system, included 4 S/H amplifiers 16-channel multiplexor and 14-binary bit + sign A to D converter, should be expandable to 10 S/4 amplifiers and 128-channel multiplexor. Differential ended analog input system is required. This A/D system must be maintained an overall accuracy to a 14-bit resolution after the expansion, e.g. sample 10 channels and hold simultaneously and digitize them in sequence.
- 4. DATA STORAGE 1 magnetic tape unit, including interface to computer, capable of writing and reading 200 bpi standard 7 or 9 IBM compatible tapes at tape speed≥10 inches/sec (556 or 800 bpi density is acceptable with a corresponding decrease in speed required). Rewind speed should be at least as fast as forward speed and a backspace record instruction available. The tape

- system shall be capable of operating with less than 1 error in 6×10^7 bits read or written during at least one hour of operation to establish this performance level. This speed requirement will not be a limitation with most available tape units.
- 5. DATA REDUCTION INTERFACE X-Y plotter with remote pen up-down control capability and with pen speed of at least 3 inch/sec to handle standard K-E 8-1/2 x 11" graph paper including interface to the computer.

ENVIRONMENTAL AND PHYSCIAL REQUIREMENTS

- 1. POWER LINE The system shall operate on 120 V, 1Φ AC or 220 V, 3Φ AC. The system shall be capable of operating satisfactorily given fluctuations in line voltage of ± 10% and frequency of 60 ± 1 cycles. In addition the system shall operate given the distortion of the normal power line sine wave by the magnet pulsed power supply which will be operating simultaneously with the data collection. A sketch of the wave form is shown in Fig. 3. If the computer manufacturer anticipates difficulties from this line voltage distortion he should include remedial measures such as a voltage regulating transformer or small motorgenerator set in his proposal.
- 2. ENVIRONMENT The system will be used initially in an inflatable air building in the vullage of Weston. It is expected that the temperature in this building might range

from 50° F. to 100° F. and relative humidity 10-95%.

The system must operate satisfactorily over this range.

If the manufacturer anticipates difficulties with these requirements we suggest he include in his proposal remedial measures such as mounting a small air conditioning unit in one of the relay racks.

- test will produce stray magnetic fields which could cause difficulties if the computer is too close to the magnet.

 We request the manufacturer to state what is the tolerable magnetic field and if as option he can supply factory installed magnetic shielding around the core memory.
- 4. PHYSICAL SIZE AND WEIGHT We would like the complete system described above including data collection interface, magnetic tape drive, on-line plotter, and I/O teletype and any special features needed such as power isolation equipment and air conditioning to fit in 2-3 relay racks. These should be bolted together and surrounded by a heavy protective frame with casters and a crane hook. The teletype and plotter can be mounted on a desk type protrusion. The whole system should pass through a 34" by 6" door and a single person should be capable of pushing it around on a concrete floor. (In moving it through a door the desk can be folded up and the plotter and teletype carried separately.)

MINIMUM SOFTWARE REQUIREMENTS

The following software would be expected to be delivered with the system.

- 1. An assembly program for symbolic machine language.
- 2. A Fortran compiler

3. Diagnostic Programs FURTHER DESIRABLE HARDWARE FEATURES

- 1. Boolean hardware instructions
- 2. Real time clock
- 3. Sense switches
- 4. Provision for a cathode ray oscilloscope display
- 5. Transverse parity checking in tape reading and writing.

FURTHER DESIRABLE SOFTWARE FEATURES

- 1. Programs to operate the X-Y plotter and the magnetic tape system.
- 2. A system for debugging assembly or Fortran programs.
- 3. Double precision arithmetic subroutines.

FUTURE EXPANSION

In order to provide for future expansion we are interested in learning if the following additions and changes are possible and if they can be done in the field.

- 1. Expansion of memory to 8K or 16K.
- 2. Addition of more S-H circuits up to a maximum of 10.

- 3. Change teletype for Selectric typewriter and photoelectric paper tape reader.
- 4. Addition of low cost, completely redundant tape system
 (like DECtape) to replace paper tape.
- 5. Change teletype for line printer and card reader/punch.

QUOTATION

On each of the items described we would like to know separately prices for purchase, rental with purchase option, yearly cost of maintenance contract, delivery time, transportation and installation charges.

We would like the quotation to list separately the computer itself, the input/output teletype, the sample and hold circuits, the multiplexor, the A to D converter, the magnetic tape transport, the X-Y plotter, the interfaces for the above peripheral equipment, and any special additions such as mentioned under environmental requirements.

ADDITIONAL QUESTIONS

- On each item quoted we also would like to know if the manufacturer produces the item himself or if it is obtained from another company.
- 2. Is 1 or 2's complement arithmetic used?
- 3. Are the same circuit boards used in any proposed interfaces as are used in the computer itself?
- 4. What training courses will be provided for programming and maintenance?

- 5. What program testing facilities on a similar computer will be available to the Laboratory before installation of a computer at the Laboratory?
- 6. What will be the conditions of a proposed maintenance contract (number of hours per day on call service, distance to nearest field office)?
- 7. What logic levels are used in the computer and the interfaces?
- 8. What are the detail specifications of the data collection interface? Please specify them separately.

REFERENCES

- 1. P. G. Watson and R. F. DiGregorio, Lawrence Radiation Laboratory, Techniques of Magnetic Field Measurement, Proceedings of the International Symposium on Magnet Technology 1965, p. 393, Stanford Linear Accelerator Center, Stanford University.
- 2. E. C. Berrill and R. S. Odwazny, Argonne National Laboratory, The Use of a High Speed Data Acquisition System in Measuring Large Volume Magnets at the Zero Gradient Synchrotron, Proceedings of the International Symposium on Magnet Technology 1967, p. 675, Stanford Linear Accelerator Center, Stanford University.
- 3. J. R. Mulady, William M. Brobeck & Associates, Berkeley, California, Precision Magnetic Field Measurements with Hall-Effect Probes, Proceedings of the International Symposium on Magnet Technology 1965, p. 447, Stanford Linear Accelerator Center, Stanford University. This system uses a temperature compensated probe. We propose to replace the hardware circuit with software correction in the computer.
- 4. We assume $B_{\text{max.}}$ = 20,000 gauss and
 - a) Long coil

 RC (Time constant) = 3 msec.

 area in the max. B = 15 cm²
 - b) Point measuring coils RC = 1 msec.
- 5. L. J. Laslett, Some Aspects of Search Coil Design, Brookhaven National Laboratory, Associated Universities Inc. June 1954.
- 6. Assumptions made are

$$\frac{dB}{dI} \bigg]_{I=0} = 2 \frac{dB}{dI} \bigg]_{I=I_0}$$

$$\frac{dB}{dt} = \frac{22500}{1500} = 15 \text{ guass/ms.} = \text{constant}$$

where I, current

B, magnetic field

t, time

 $I_0 = 8000 A$

 B_0 = 22500 gauss

If we take the case of B going from the ramp to the flat top then t min. = 267 µsec. However if measurements are needed in this special case, it can be taken care of either by programming or special circuitry.





FIG. 1

-17-

FIG. Z. EXAMPLE OF THE SOFTWARE BLOCK DIAGRAM



Sample program for SEL810A computer covers the dotted line portion of the block diagram.

Assumptions are as following:

- 1) The total number of currents N is stored in "NCUR"
- 2) Desired currents are stored in "CON", ----, "CON + N".
- 3) The shunt calibiation has already been done separately.

4) The results are stored in location blocks

LAA NCUR NEG NEG TAB Set Index to NCUR 1 LΦΦP IBS 1 LΦΦP IBS 1 LΦB ΦUT ΦUT 2 SUB CEU 18, W DATA '2001 CEU 18, W DATA '2002 Selected I Channel CEU 18, W DATA '2003 Start γD Converter AIP] AIP] 19, W Current intφ A Reg. 3 CEU 18, W DATA '2004 Selected B Channel CEU 18, W DATA '2003 Start γD Converter AIP] 19, W Current intφ A Preg. 3 CEU 18, W DATA '2004 Selected B Channel CEU 18, W DATA '2005 STA 'D Converter ANDP SETA LUI, 1 Upper Limit 1 LAA TEMP STA UB, 1 BRU LΦΦP Return 1 LAA TEMP STA LI, 1 LAA TEMP STA LB, 1 BRU SUB		"UB",,	"UI + N" "LI + N" "UB + N" "LB + N"	I + ΔI values I - ΔI values B + ΔB values B - ΔB values	
ΤΑΒ Set Index to NCUR 1 LΦΦ IBS 1 BRU SUB 1 LΦB ΦUT ΦUT 2 SUB CEU 18, W 3 DATA '2001 S/H Circuit Triggered 3 CEU 18, W 3 DATA '2002 Selected I Channel 3 CEU 18, W 3 DATA '2003 Start PD Converter 3 AIP} 19, W Current int AReg. 3 CEU 18, W 3 DATA '2004 Selected B Channel CEU 18, W 3 DATA '2003 Start PD Converter MIP 18, W 3 DAC TEMP B Int Temp CMA CΦN, 1 Search for Proper I 3 NΦP 1 1 BRU LΦC Lower Limit 1 LAA TEMP 2 STA UB, 1 2 LAA TEMP 2		LAA	NCUR		2
LΦΦP IBS		NEG			1
BRU LΦB ΦUT ΦUT 2 SUB CEU 18, W 3 DATA '2001 S/H Circuit Triggered CEU 18, W 3 DATA '2002 Selected I Channel CEU 18, W 3 DATA '2003 Start ΔD Converter AIP; 19, W Current int AReg. 3 CEU 18, W 3 DATA '2004 Selected B Channel CEU 18, W 3 DATA '2004 Selected B Channel CEU 18, W 3 DATA '2003 Start ΔD Converter MIP 18, W 3 DATA '2003 Start ΔD Converter MIP 18, W 3 DATA '2003 Start ΔD Converter MIP 18, W 3 DATA '2003 Start ΔD Converter MIP 18, W 3 DAC TEMP B Int Temp 3 CMA CΦN, 1 Search for Proper I 3 NΦP 1 1 BRU LΦC LΦWER Limit 1 1 STA UI, 1 Upper Limit 2 LAA TEMP 2 STA UB, 1 2 BRU LΦΦP Return 1 LΦC STA LI, 1 LAA TEMP 2 STA LB, 1		TAB		Set Index to NCUR	1
LΦB ΦUT ΦUT 2 CEU 18, W 3 DATA '2001 S/H Circuit Triggered CEU 18, W 3 DATA '2002 Selected I Channel CEU 18, W 3 DATA '2003 Start PD Converter AIP} 19, W Current int AReg. 3 CEU 18, W 3 DATA '2004 Selected B Channel 3 CEU 18, W 3 DATA '2003 Start PD Converter MIP 18, W 3 DAC TEMP B Int Temp CMA CON, 1 Search for Proper I 3 NOP 1 Search for Proper I 3 NOP 1 Search for Proper I 2 EAA TEMP 2 STA UI, 1 Upper Limit 2 LAA TEMP 2 BRU LOP Return 1 LOP STA LI, 1 2 LAA	L φфР	IBS			1
SUB CEU 18, W 3 - DATA '2001 S/H Circuit Triggered 3 CEU 18, W 3 DATA '2002 Selected I Channel CEU 18, W 3 DATA '2003 Start PD Converter AIP! 19, W Current intφ A Reg. 3 CEU 18, W 3 DATA '2004 Selected B Channel CEU 18, W 3 DATA '2003 Start PD Converter MIP 18, W 3 DAC TEMP B Intφ Temp CMA CΦN, 1 Search for Proper I 3 NΦP 1 1 BRU LΦC LΦwer Limit 1 STA UI, 1 Upper Limit 2 LAA TEMP 2 BRU LΦΦP Return 1 LΦC STA LI, 1 2 LAA TEMP 2 STA LI 2 LAA TEMP 2		BRU	SUB		1
DATA '2001 S/H Circuit Triggered CEU 18, W DATA '2002 Selected I Channel CEU 18, W DATA '2003 Start PD Converter AIP} 19, W Current int AReg. 3 CEU 18, W DATA '2004 Selected B Channel CEU 18, W DATA '2003 Start DD Converter CEU 18, W DATA '2003 Start DD Converter MIP 18, W DATA '2003 Start DD Converter MIP 18, W DAC TEMP B Int Temp CMA CON, 1 Search for Proper I BRU LOC Lower Limit 1 STA UI, 1 Upper Limit 2 LAA TEMP STA UB, 1 BRU LOOP Return 1 LOC STA LI, 1 LAA TEMP STA LI, 1		L ФВ	фит	фит	2
CEU 18, W 3 DATA '2002 Selected I Channel CEU 18, W 3 DATA '2003 Start MD Converter AIP} 19, W Current into AReg. 3 CEU 18, W 3 DATA '2004 Selected B Channel CEU 18, W 3 DATA '2003 Start MD Converter MIP 18, W 3 DATA '2003 Start MD Converter MIP 18, W 3 DAC TEMP B Into Temp CMA CON, 1 Search for Proper I 3 NOP BRU LOC Lower Limit 1 STA UI, 1 Upper Limit 2 LAA TEMP STA UB, 1 BRU LOOP Return 1 LOC STA LI, 1 LAA TEMP	SUB	CEU	18, W		3 -
DATA '2002 Selected I Channel CEU 18, W 3 DATA '2003 Start *\D Converter AIP\} 19, W Current int AReg. 3 CEU 18, W 3 DATA '2004 Selected B Channel CEU 18, W 3 DATA '2003 Start *\D Converter MIP 18, W 3 DATA '2003 Start *\D Converter MIP 18, W 3 DAC TEMP B Int Temp CMA CΦN, 1 Search for Proper I 3 NΦP 1 BRU LΦC Lower Limit 1 STA UI, 1 Upper Limit 2 LAA TEMP STA UB, 1 BRU LΦΦP Return 1 LΦC STA LI, 1 LAA TEMP STA LB, 1		DATA	'2001	S/H Circuit Triggered	.
CEU 18, W DATA '2003 Start \(^1\)D Converter AIP\\\ AIP\\\\ 19, W Current int\(^1\)A Reg. 3 CEU 18, W 3 DATA '2004 Selected B Channel CEU 18, W 3 DATA '2003 Start \(^1\)D Converter MIP 18, W 3 DAC TEMP B Int\(^1\) Temp CMA C\(^1\)N\(^1\) Search f\(^1\)C Proper I 3 N\(^1\)P BRU L\(^1\)C L\(^1\)Wer Limit 1 STA UI, 1 Upper Limit 2 LAA TEMP STA UB, 1 BRU L\(^1\)C Return 1 L\(^1\)C STA LI, 1 LAA TEMP STA LB, 1		CEU	18, W		3
DATA '2003 Start \(\bar{\frac{1}{2}} \) D Converter AIP\\ AIP\\ 19, W Current int\(\phi \) AReg. 3 CEU 18, W 3 DATA '2004 Selected B Channel CEU 18, W 3 DATA '2003 Start \(\bar{\frac{1}{2}} \) D Converter MIP 18, W 3 DAC TEMP B Int\(\phi \) Temp CMA C\(\phi \) N\(\phi \) Proper I 3 N\(\phi \) P BRU L\(\phi \) C L\(\phi \) wer Limit 1 STA UI, 1 Upper Limit 2 LAA TEMP 2 STA UB, 1 2 BRU L\(\phi \) P Return 1 L\(\phi \) STA LI, 1 LAA TEMP 2 STA LB, 1		DATA	'2 002	Selected I Channel	
AIP] 19, W Current intφ A Reg. 3 CEU 18, W 3 DATA '2004 Selected B Channel CEU 18, W 3 DATA '2003 Start D Converter MIP 18, W 3 DAC TEMP B Intφ Temp CMA CΦN, 1 Search fφr Proper I 3 NΦP 1 BRU LΦC Lφwer Limit 1 STA UI, 1 Upper Limit 2 LAA TEMP 2 STA UB, 1 2 BRU LΦΦP Return 1 LΦC STA LI, 1 LAA TEMP 2 STA LB, 1		CEU	18, W		3
CEU 18, W Selected B Channel CEU 18, W 3 DATA '2004 Selected B Channel CEU 18, W 3 DATA '2003 Start YD Converter MIP 18, W 3 DAC TEMP B Intφ Temp CMA CΦN, 1 Search fφr Proper I 3 NΦP 1 BRU LΦC Lφwer Limit 1 STA UI, 1 Upper Limit 2 LAA TEMP 2 STA UB, 1 2 BRU LΦΦP Return 1 LΦC STA LI, 1 2 LAA TEMP 2 STA LI, 1 2 LAA TEMP 2 STA LB, 1		DATA	'2003	Start AD Converter	
DATA '2004 Selected B Channel CEU 18, W 3 DATA '2003 Start *\D Converter MIP 18, W 3 DAC TEMP B Int Temp CMA CΦN, 1 Search for Proper I 3 NΦP 1 BRU LΦC Lower Limit 1 STA UI, 1 Upper Limit 2 LAA TEMP 2 STA UB, 1 2 BRU LΦΦP Return 1 LΦC STA LI, 1 LAA TEMP 2 STA LB, 1		AIP]	19, W	Current into A Reg.	3
CEU 18, W DATA '2003 Start YD Converter MIP 18, W DAC TEMP B Intφ Temp CMA CΦN, 1 Search fφr Proper I BRU LΦC Lφwer Limit STA UI, 1 Upper Limit LAA TEMP STA UB, 1 BRU LΦΦP Return LΦC STA LI, 1 LAA TEMP STA LI, 1 LAA TEMP STA LI, 1 LAA TEMP STA LB, 1		CEU	18, W		3
DATA '2003 Start \(^1\)D Converter \(\text{MIP} \) 18, W \\ DAC TEMP B Int\(^1\) Temp \(\text{CMA} \) C\(^1\)N\(^1\) Search f\(^1\)r Proper I \\ 3 \\ N\(^1\)P \\ BRU L\(^1\)C L\(^1\)wer Limit \\ STA UI, 1 Upper Limit \\ STA UB, 1 \\ BRU L\(^1\)P Return \\ 1 \\ DAC STA LI, 1 \\ LAA TEMP STA LB, 1 \\ \end{array} \] L\(^1\)C STA LB, 1 \\ \end{array} \] DATA \(^1\)Converter \\ 3 \\ 1 \\ 1 \\ 1 \\ 1 \\ 2 \\ 1 \\ 1 \\ 2 \\ 1 \\ 2 \\ 1 \\ 2 \\ 1 \\ 2 \\ 1 \\ 1		DATA	'2004	Selected B Channel	
MIP 18, W DAC TEMP B Intφ Temp CMA CΦN, 1 Search fφr Proper I 3 NΦP BRU LΦC Lφwer Limit STA UI, 1 Upper Limit 2 LAA TEMP STA UB, 1 BRU LΦΦP Return 1 LΦC STA LI, 1 LAA TEMP STA LB, 1		CEU	18, W	•	3
DAC TEMP B Intφ Temp CMA CΦN, 1 Search fφr Proper I 3 NΦP BRU LΦC Lφwer Limit 1 STA UI, 1 Upper Limit 2 LAA TEMP 2 STA UB, 1 2 BRU LΦΦP Return 1 LΦC STA LI, 1 LAA TEMP 2 STA LB, 1		DATA.	'2003	Start 7D Converter	
CMA CΦN, 1 Search for Proper I NΦP BRU LΦC Lower Limit STA UI, 1 Upper Limit LAA TEMP STA UB, 1 BRU LΦΦP Return 1 LΦC STA LI, 1 LAA TEMP STA LB, 1		MIP	18, W		3
NΦP BRU LΦC Lower Limit STA UI, 1 Upper Limit LAA TEMP STA UB, 1 BRU LΦΦP Return LΦC STA LI, 1 LAA TEMP STA LI, 1 LAA TEMP LAA TEMP STA LI, 1 LAA TEMP STA LB, 1		DAC		B Into Temp	
BRU LΦC Lower Limit 1 - STA UI, 1 Upper Limit 2 LAA TEMP 2 STA UB, 1 2 BRU LΦΦΡ Return 1 LΦC STA LI, 1 2 LAA TEMP 2 STA LI, 1 2 LAA TEMP 2 STA LB, 1 2			СФN, 1	Search før Proper I	
STA UI, 1 Upper Limit 2 LAA TEMP 2 STA UB, 1 2 BRU LΦΦP Return 1 LΦC STA LI, 1 2 LAA TEMP 2 STA LB, 1 2		•		•	1
LAA TEMP 2 STA UB, 1 2 BRU LΦΦP Return 1 LΦC STA LI, 1 2 LAA TEMP 2 STA LB, 1 2			•	· ·	
STA UB, 1 2 BRU LΦΦP Return 1 LΦC STA LI, 1 2 LAA TEMP 2 STA LB, 1 2		i i i i i i i i i i i i i i i i i i i		Upper Limit	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					
LΦC STA LI, 1 2 LAA TEMP 2 STA LB, 1 2					
LAA TEMP 2 STA LB, 1 2			•	Return	
	ьфС				
			$\mathbf{T}\mathbf{E}\mathbf{M}\mathbf{P}$		2
BRU SUB 1-J					
		BRU	SUB		1-1

Total

33 cycles

or $66 \mu s + 2$ \(\frac{1}{2}\)D conversion time per short loop




TABLE I; APPROXIMATE COST OF THE SYSTEM

Computer	\$ 16,000.
Teletype with paper tape I/O	2,000.
Magnetic tape unit	10,000.
A/D System - Include:	
16 Channel Multilexer &	
4 S/H Amplifier	8,000.
Analog Plotter	2,000.
Digital inputs and outputs	2,000.
TOTAL	\$ 40,000.

TABLE II: PRELIMINARY TABLULATION OF FEATURES OF COMPUTERS

BEING CONSIDERED FOR MAGNETIC FIELD MEASUREMENTS.

MODELS		Varian Data 620I	HP 2116A
	SEL 810 A.		
Word Size (bits)	16	16	16
Direct Addressable Memory Size (words)		. 01	
a Basic Size	4096	4096	4096
b Maximum Size	32768	32768	32768
Memory Parity	no	no	no
Memory Protect	no	no	last 64 location
Storage Cycle Time (us)	1.75	1.8	1.6
Store Time (us)	3.5	3.6	3,2
Add Time (µs)	3.5	3.6	3,2
*Multiply Time (jus)	7	18	19.2
*Divide Time (us)	10.5	18~25	21
Number of Instructions in Hardware	53	107	70
Number of Accumulators	,	,	2
Number of Index Registers		, '	0
Registers Displayed	5	1 × 5	: 5
Peripheral Device Included	ASR 33	ASR33	ASR 33
AC Power Supply	115 4 ± 10% 60 495 ± 1%	115 × 10% 60 ± 2 cps	115 × ± 10% 50~60 cps
Power Consumption (w)	1200	340	1600
Power Fail Safe & Interrupt	rjes	no	no
Number of Interrupts			
a. Basic	2	<i>y</i> 0	0
b. Maximum	256	64	55.
c. Programmable	yes	yes	yes
d. Minimum Service Time (us)		3.6	4.2
Environment			
a. Temperature	5c-90°F	0~45°C	0~55°C
b. Humidity	10~95%	10~90%	10~95%
Logic Level	0, +3.5	0,+3.5	0, +3.5 V
Physical Size (L'' xW'' x H'')	26 × 23/4 × 62	15×19×10/2	18 1/2 × 16 1/2
Weight (lb.)	300	70	230
Cost	18,000	16,400	25,000

		0(062
MODELS	HP2115A	SDS Signa 2	DDP 516.
Word Size (bits)	16	16	16
Direct Addressable Memory Size (words)			
a. Basic Size	4096	1096 (8K)	4096
b Maximum Size	8192	65536	32768
Memory Parity	no	no.	yes
Memory Protect	no	no	yes
Storage Cycle Time (us)	2.0	0.9	0.96
Store Time (us)	4.0	2.25	1.92
Add Time (µs)	4.0	2.25	1.92
*Multiply Time (µs)	24.0	10.35	5.28
*Divide Time (µs)	26.0	10.80	10.56
Number of Instructions in Hardware	70	42	アモ
Number of Accumulators	2	2	2
Number of Index Registers	. 0	2	
Registers Displayed	5	1 × 9	:1x4
Peripheral Device Included	ASR-33	ASR.35 & PAPER TAPE 1/0	ASR 33 ·
AC Power Supply	115 V ± 10% 50~60 cps	30 208 × ±10% 45~65cps	115 × ± 10 % 60 ± 2 cps
Power Consumption (w)	1600	1300 W	1000 W
Power Fail Safe & Interrupt	no:	no	yes
Number of Interrupts			
a. Basic	0	0	1
b. Maximum	40	,44	48.
c. Programmable	yes	yes	yeu
d. Minimum Service Time (us)	5.2	4	2.88
Environment			
a. Temperature	10~40°C	40~125°F	0-45°C
b. Humidity	10~40°C	10-90%	
Logic Level		0,.+4	0, +6 V
Physical Size (L" xW" x H")	183/8 × 16/4 × 223/4	30×30×62	24×24×38
Weight (lb.)	165	500 ·	250
Cost	16,500	42,000	28,500

		0(062
MODELS	DDP416	CDC 1700	IBM 1800
Word Size (bits)	16	16	16
Direct Addressable Memory Size (words)			
a. Basic Size	4096	1096	4096
b. Maximum Size	16384		·
Memory Parity		yes	yes
Memory Protect		yes	yes
Storage Cycle Time (µs)	0.96	1.1	2
Store Time (us)	1.92	2.2	4.5 .
Add Time (µs)	1.92	2.2	4.5
*Multiply Time (µs)	292 (s)	7	15.25
*Divide Time (us)	336 (s)	9	42.75
Number of Instructions in Hardware	40		
Number of Accumulators	2	,	2+ extend
Number of Index Registers	0	, ,	3
Registers Displayed		- 1×5	A 5 1×5 Selectric T/W
Peripheral Device Included	ASR 33	KSR 35 with	paper I/o
AC Power Supply		39208 ±10% 60 cps	30 208 01 231 410 - 8% 60±/2
Power Consumption (w) :		2000 VA	5200VA
Power Fail Safe & Interrupt		yes	no
Number of Interrupts			
a. Basic	,	2	12
b. Maximum	48		
c. Programmable	yes		
d. Minimum Service Time (us)	2.88		•
Environment		:	
a. Temperature		40~120°F	20~120°F
b. Humidity	-		10~95%
Logic Level			10~95% 0, +3 V
Physical Size (L" xW" x H")		73 3/ x26x41/4	33×62×76.5
Weight (lb.)	:	850	2000
Cost	16,900	35,300	75,600

		00	162
4 MODELS	IBM 1130	EAI 640	INTERDATA MODEL 4
Word Size (bits)		16 -	16
Direct Addressable Memory Size (words)			
a. Basic Size		4096	, 4 K bytes
ե. Maximum Size		32768	65K bytes
Memory Parity		no	no
Memory Protect			
Storage Cycle Time (µs)		. 1.65	1.5
Store Time (us)		3,3	3.9
Add Time (jus)		<i>3</i> .3	3.9
*Multiply Time (µs)		18.15	25
*Divide Time (us)		18.97	32
Number of Instructions in Hardware		62	70
Number of Accumulators			
Number of Index Registers			15
Registers Displayed			
Peripheral Device Included			ASR 33
AC Power Supply			
Power Consumption (w)			300
Power Fail Safe & Interrupt			
Number of Interrupts			
a. Basic			1
b. Maximum		,	256
c. Programmable		·	yes
d. Minimum Service Time (us)			12
Environment			
a. Temperature			
b. Humidity			
Logic Level			
Physical Size (L" xW" x H")			
Weight (lb.)		•	
Cost .			•
	· · · · · · · · · · · · · · · · · · ·	·	

)62
MODELS	INTERDATA MODEL 3	REDCOR 685	
Word Size (bits)	16		
Direct Addressable Memory Size (words)			
a. Basic Size	AK bytes		
b Maximum Size	AK bytes 65 K bytes		
Memory Parity	no	70	
Memory Protect		8	
Storage Cycle Time (µs)	1.8	. 2	
Store Time (us)	34	ARIAN	
Add Time (µs)	34	<u> </u>	
*Multiply Time (us)	150	3.35	
*Divide Time (µs)	200		
Number of Instructions in Hardware	70		
Number of Accumulators			
Number of Index Registers	. 15		
Registers Displayed			•
Peripheral Device Included	ASR 33		
AC Power Supply			
Power Consumption (w)	300		
Power Fail Safe & Interrupt	-		
Number of Interrupts			
a. Basic	,		
b. Maximum	256		
c. Programmable	yeo		
d. Minimum Service Time (us)	120		
Environment			
a. Temperature			
b. Humidity			,
Logic Level			
Physical Size (L"xW"xH")			The state of the s
Weight (lb.)			•
Cost			
Cost			